Keys for Administration of Reconfigurable NoC: Self-Adaptive Network Interface Case Study
نویسندگان
چکیده
The design of recent Systems-on-Chip (SoC) for a large scope of applications, such as telecom and multi-media domains, and in various platform types ranging from dedicated platforms to fully programmable platforms, is mainly constrained by communications. Networks-on-Chip (NoC) have recently emerged as a promising concept to support communication on SoCs providing a solution to connect different IP-cores through an effective, modular, and scalable communication network. In recent years, the introduction of hard and soft processor cores into reconfigurable circuits, exploiting the flexibility of FPGA, has changed the job and horizon of designers by providing them with complete Reconfigurable System-on-Chip (RSoC). Key industry issues such as design productivity and embedded system reliability have turned RSoC into viable solutions for embedded systems design. However, we observe that recurrent drawbacks are usually stressed by industrial partners regarding abStract
منابع مشابه
Design of an accurate NoC for Multiprocessor SoC
Any integrated system consists of a host processor, memory and peripheral elements which are interconnected through a bus interface. The synchronization of these basic blocks with internal and external environment is achieved by means of an I/O buffer. The work is intended to develop a self-reconfigurable channel data buffering form and circuit design for network-on-chips (NoCs). The design is ...
متن کاملDual Monitoring Communication for Self-Aware Network-on-Chip: Architecture and Case Study
Self-aware and adaptive Network-on-Chip (NoC) with dual monitoring networks is presented. Proper monitoring interface is an essential prerequisite to adaptive system reconfiguration in parallel on-chip computing. This work proposes a DMC (dual monitoring communication) architecture to support self-awareness on the NoC platform. One type of monitoring communication is integrated with data channe...
متن کاملPower and Area Efficient Design of Reconfigurable Crossbar Switch for BiNoC Router
Network-on-Chip (NOC) has been proposed as an attractive alternative to traditional dedicated wire to achieve high performance and modularity. Power and Area efficiency is the most important concern in NOC design. Small optimizations in NoC router architecture can show a significant improvement in the overall performance of NoC based systems. Power consumption, area overhead and the entire NoC ...
متن کاملAn Efficient, High-Throughput Adaptive NoC Router for Large Scale Spiking Neural Network Hardware Implementations
Recently, a reconfigurable and biologically inspired paradigm based on network-on-chip (NoC) and spiking neural networks (SNNs) has been proposed as a new method of realising an efficient, robust computing platform. However the use of the NoC as an interconnection fabric for large scale SNN (i.e. beyond a million neurons) demands a good trade-off between scalability, throughput, neuron/synapse ...
متن کاملVHDL Implementation Of Reconfigurable Crossbar Switch For Binoc Router
Network-on-Chip (NoC) is the interconnection platform that answers the requirements of the modern on-Chip design. Small optimizations in NoC router architecture can show a significant improvement in the overall performance of NoC based systems. Power consumption, area overhead and the entire NoC performance is influenced by the router crossbar switch. This paper presents implementation of 10x10...
متن کامل